Lead development and maintenance of SystemVerilog/UVM verification environments for module and SoC levels. Create tests, define functional coverage, drive constrained-random stimulus, debug RTL using waveform tools, automate EDA flows, and mentor a small team to ensure coverage closure and release readiness.